

SECURITY OF ASSEMBLY PROGRAMS AGAINST FAULT ATTACKS ON EMBEDDED PROCESSORS





Nicolas MORO (CEA)

Thesis supervised by **Karine HEYDEMANN** (LIP6) Under the direction of **Emmanuelle ENCRENAZ** (LIP6) and **Bruno ROBISSON** (CEA)

Some parts of the presented works have been done in cooperation with Amine Dehbaoui

13TH NOVEMBER 2014 – PARIS

Embedded systems :

- Are autonomous electronic systems
- Are widely used and have many applications









- Those systems can be attacked
- Those attacks generally aim at :

Getting sensitive data Bypassing a protection



Doing reverseengineering









EMBEDDED SYSTEMS SECURITY

Embedded systems security is very important for :



Administrations and governments Digital identity documents



Manufacturers of smart cards

Pay-TV, banking cards, access cards, ...



Manufacturers of consumer products

Locked systems, which include payment systems, ...



C22 PHYSICAL ATTACKS ON EMBEDDED SYSTEMS

Physical attacks

- require an access to the component
- aim at exploiting the vulnerabilities of integrated circuits
- are a serious threat for embedded systems







TWO KINDS OF PHYSICAL ATTACKS

Side-channel analysis attacks



Fault injection attacks









MINES

Saint-Étienne

BONNE UNIVERSITES

COUNTERMEASURES AGAINST FAULT ATTACKS

Some countermeasures put at different levels :

1 – Physical sensors

Light detectors, voltage modification detectors, ...

2 – Mécanismes de détection ou tolérance aux fautes



Parity bits and error correcting codes



Mathematical properties of algorithms

Algorithm 3: Shamir's countermeasure Input: message digest m, private key p, q, d, ia. Output: signature $S = m^d \mod N$. 1 begin Generate a random prime r. $S_m \leftarrow m^{d \mod \varphi(p \cdot r)} \mod p \cdot r.$ $S_{ar} \leftarrow m^{d \mod \varphi(q \cdot r)} \mod q \cdot r.$ if $S_{pr} \not\equiv S_{qr} \mod r$ then 5 6 Return error. 7 end 8 $S_p \leftarrow S_{pr} \mod p \text{ and } S_q \leftarrow S_{qr} \mod q.$ 9 Recombine S_n and S_n as explained previously. 10 Return S. 11 end





PULSED ELECTROMAGNETIC FAULT INJECTION

- Quite recent technique (theoretical in 2002, in practice since 2007)
- An electrical pulse is sent to an injection antenna
- Electromagnetic coupling with the **power grid** of the circuits
- Semi-local effect
- Quite easy to set-up



Can bypass some existing countermeasures

Markettos, 2011 – Dehbaoui, 2012 – Zussa, 2014











OBJECTIVE OF THIS THESIS

Some new attacks with EM injection have been achieved
 → new countermeasures are necessary

Hardware countermeasures

- Requires significant changes
- Only for circuit manufacturers
- Need a finished circuit for testing

Software countermeasures

- More flexible changes
- Can be applied to processors
- Easier to test
- Difficult to model the impact of an EM injection on the execution of a program → assembly level



Objective of this thesis :

Propose software countermeasures against electromagnetic injection attacks









Definition of a fault model

Study of the effects of a fault injection on an assembly program



Definition of a countermeasure

Résistant against the faults of the model and formally verified



Experimental evaluation of its efficiency

Experimental tests on isolated instructions and more complex codes







CHOSEN APPROACH FOR THIS THESIS





- Introduction
- II. The conception of a fault injection bench
 - III. Totalidation of a fault model at assembly level
 - **IV. Notice and verification of a software countermeasure**
 - V. Test and experimental evaluation of the countermeasure
 - VI. Conclusion and perspectives





Debug of the microcontroller



- 1. The experiment is **driven from the PC**
- 2. The target code is **executed on the microcontroller**
- 3. The microcontroller sends a trigger signal
- 4. The generator sends a voltage pulse
- 5. The microcontroller is stopped
- 6. The internal data is harvested



Cea THE ARM CORTEX-M3 PROCESSOR

- ARM architecture in the majority of embedded systems
- Several secured processors based on an ARM Cortex-M
- The Cortex-M3 architecture is already used for some smart cards or some processors for RFID communications

- Fréquency of **56 MHz**, clock period 17.8 ns
- Architecture ARMv7-M 32-bit (Harvard type)



The Definitive Guide to the ARM Cortex-M3 – Joseph Yiu, Newnes, 2009



Cea THE ARM CORTEX-M3 PROCESSOR

Thumb-2 instruction set

- RISC, 151 instructions encoded on 16 and 32 bits
- Load/store architectures : operations are performed on registers





CO2 PIPELINE AND EXECUTION OF THE INSTRUCTIONS

3 levels of pipeline (Fetch – Decode – Execute), no prefetch

Fetch	Loading of the instruction into the instruction register
Decode	Decoding, operand fetch, branch detection
Execute	Execution of the instruction, writing of the results





Ce PULSED ELECTROMAGNETIC FAULT INJECTION

The fault injection antenna is a copper coil

• Keil ULINKpro JTAG debug probe Enables to use the microcontroller in debug mode

Pulse generator

High voltage, high current







Cea outline of the presentation

I. Introduction

- II. 🦈 Conception of a fault injection bench
- III. The validation of a fault model at assembly level
 - **IV. >** Definition and verification of a software countermeasure
 - V. Test and experimental evaluation of the countermeasure
 - VI. Conclusion and perspectives





- Enables to better understand the abilities of an attacker
- A big number of **experimental parameters**
- Their influence on the obtained faults must be studied





INFLUENCE OF THE POSITION OF THE ANTENNA

ldr r8,=0x12345678 → loads a 32-bit word from the Flash memory

Variation of X and Y on a square with 3mm side

• Fixed voltage, fixed injection time, fixed position on the Z axis



A local effect of the fault injection technique A very small area to inject faults



INFLUENCE OF THE INJECTION TIME

ldr r8,=0x12345678 → loads a 32-bit word from the Flash memory





Two distinct time intervals

- Different kinds of faults
- For some injection times, we obtained 100% of faults



INFLUENCE OF THE PULSE'S VOLTAGE

ldr r4,=0x12345678 → loads a 32-bit word from the Flash memory

- Variation of the pulse voltage
- Fixed antenna, fixed injection time

Voltage	Output value
172V	1234 5678
174V	<mark>9</mark> 234 5678
176V	FE34 5678
178V	FFF4 5678
180V	FFFD 5678
182V	FFFF 7F78
184V	FFFF FFFD
186V	FFFF FFFF



- A set at 1 effect on the bits
- The effect is related to the increase of the voltage
- Only obtained when loading data from the Flash memory



Transfer of an instruction on the HRDATAI instruction bus

1 – The address of the instruction is put on the HADDRI bus

Saint-Étienne



REGISTER-TRANSFER LEVEL FAULT MODEL

Transfer of an instruction on the HRDATAI instruction bus

2a – The binary encoding of the instruction is put on the HRDATAI bus (end of the following clock cycle)



Saint-Étienne

REGISTER-TRANSFER LEVEL FAULT MODEL

Transfer of an instruction on the HRDATAI instruction bus

2b – The address of the next instruction is put on the HADDRI bus

Saint-Étienne



Transfer of an instruction on the HRDATAI instruction bus

3 – Corruption of the transfer of the instruction on the HRDATAI bus



REGISTER-TRANSFER LEVEL FAULT MODEL

Transfer of a piece of data on the HRDATA data bus

1 – The address of the piece of data is put on the HADDR bus



Transfer of a piece of data on the HRDATA data bus

2a – Corruption of the transfer of the pice of data on the HRDATA bus



Transfer of a piece of data on the HRDATA data bus

2b – Corruption of the transfer of other instructions on the HRDATAI bus



Cerror Experimental Validation of This RTL FAULT MODEL

ldr r0, [pc, #40] → loads a 32-bit word from the Flash memory





Cerror Experimental Validation of This RTL FAULT MODEL

ldr r0, [pc, #40] → loads a 32-bit word from the Flash memory







PROVIDE AND THE DATA FLOW AND THE CONTROL FLOW



How can we extract from the previous results a **fault model** for the instruction replacements ?

- Search for replacements that can qui peuvent explain the obtained faults
 - Simulation of instruction corruptions
 - Comparison with the experimental results



Page 33



Consequences regarding data

- Corruption of the 1dr from the Flash memory (encryption keys, ...)
- Values with high Hamming weight easier to obtain (on this target)

Electromagnetic Fault Injection: Towards a Fault Model on a 32-bit Microcontroller N. Moro, A. Dehbaoui, K. Heydemann, B. Robisson, E.Encrenaz – FDTC 2013, Santa-Barbara, USA





FAULT MODEL AT ASSEMBLY LEVEL

« **nop** » **fault model** (instruction skip)

- Can enable to skip a subroutine call
- Possible to detect some vulnerabilities on a program

Replacement by un nop statistically more frequent

- Writing into a dead register or a unused memory address
- Re-execution of a previous idempotent instruction (add r1,r2,r3 ...)
- Replacement by an instruction without any effect (mov r0,r0 ...)



In which proportion do the injected faults have an effect that is **similar to an instruction skip** (nop) ?



EVALUATION THE NOP MODEL'S COVERAGE RATE



2 Simulation of the skip of every instruction

(après saut de l'instruction ldr r4, [r2, r1, lsl #2])

Interruption	r0	r1	r2	r3	r4	r5
Aucune	0x2000040C	0x2	0x20000421	0x2 [FAUTE]	0x1 [FAUTE]	0x40010C10

Comparison

between the output values and the experimental results

_	Interruption	r0	r1	r2	r3	r4	r5	
t= 37.0 ns	Aucune	0x2000040C	0x2	0x20000421	0x2 [FAUTE]	0x1 [FAUTE]	0x40010C10	
t= 37.2 ns	Aucune	0x2000040C	0x2	0x20000421	0x3	0x2	0x40010C10	
t= 37.4 ns	Aucune	0x2000040C	0x2	0x20000421	0x3	0x2	0x40010C10	
t= 37.6 ns	UsageFault	-	-	-	-	-	-	



Résultats expérimentaux

EVALUATION THE NOP MODEL'S COVERAGE RATE

1 bo 2 3 4 5	ucle_addition: ldr r4, [r2,r1, lsl #2] ldr r3, [r0,#0] add r3, r3, r4 str r <u>3, [r0,#0]</u>	; r4 = ; r3 = ; r3 = ; resul	array[i] result r3 + r4 tat = r3	1 ←	Ex pr ele	k peri r ogran ement	nent n that ts of a	on a suma a 2-va	s the alue
6 7 8	On the test of the fault Sim can be see	ed p ts o n as	orog btai s an	ram i <mark>ned</mark> inst	, ab I in ruct	out prac	25% ctice skip	,)	-5
	instruction		Aucune	0x2000040C	0x2	0x20000421	Ox2 [FAUTE]	Ox1 [FAUTE]	0x40010C10
9	Comparison .	\rightarrow	Résulta	ts expérii	mentaux	C			
5	between the output		Interruption	r0	r1	r2	r3	r4	r5
	voluee and the	t= 37.0 ns							
	values and the	t= 37.2 ns		0x2000040C	0x2	0x20000421	0x3	0x2	0x40010C10
	experimental results	t = 37.4 ms t = 37.6 ns				-			-



COO OUTLINE OF THE PRESENTATION

I. Introduction

- II. 🧒 Conception of a fault injection bench
- III. 🐲 Validation of a fault model at assembly level
- IV. >> Definition and verification of a software countermeasure
 - V. Test and experimental evaluation of the countermeasure
 - VI. Conclusion and perspectives



COO ATTACK PATHS ENABLED BY THE MODEL

- Many instruction replacements have an effect that is equivalent to an instruction skip
- Some double faults are possible if the time between both injections is high enough (a few µs for our bench)



How can we **guarantee a correct execution** with a potential instruction skip by an attacker ?



Cea countermeasure against an instruction skip

- **1.** Able to resist to a fault injection
 - → Based on a temporal redundancy principle

2. Resistant to double faults sufficiently far apart

➔ Instruction-level redundancy

3. Can be automatically applied

- ➔ Replacement sequence for every instruction
- → Semantic equivalence regarding the initial instruction
- ➔ Principle to reinforce a full program



Cea

Idempotent instructions

Separable instructions





Cea

Idempotent instructions



Separable instructions





22 DIFFERENT CLASSES OF INSTRUCTIONS

Idempotent instructions









• Branch instruction can be duplicated... but not subroutine call instructions

Saint-Étienn

(otherwise every subroutine would be executed twice)



VERIFICATION OF THE COUTERMEASURE WITH MODEL-CHECKING

Properties to verify :

- 1. Every replacement sequence has the same semantics than the instruction it replaces
- 2. Every replacement sequence is tolerant to an instruction skip



$$\begin{split} AG[((i.pc = pc_init_i) \land (c.pc = pc_init_c)) \Rightarrow \\ AF((i.pc = pc_final_i) \land (c.pc = pc_final_c) \land \forall x \in D, (i.x = c.x))] \end{split}$$



CCA VERIFICATION OF THE COUTERMEASURE WITH MODEL-CHECKING





2 AUTOMATIC APPLICATION OF THE COUNTERMEASURE

• An automatic application algorithm has been designed

Implementation	Overhead (cycles)	Overhead (code size)
AES	+ 113.7%	+ 202%
MiBench AES	+ 186.4%	+ 189.9%
MiBench SHA0	+ 122.8%	+ 178.2%
AES with CM on the last two rounds	+ 18.6%	+ 282.5%

→ High overhead cost,

but **comparable** to the overhead of usual redundancy approaches

Formal verification of a software countermeasure against instruction skip fault attacks N. Moro, K. Heydemann, E.Encrenaz, B. Robisson - Journal of Cryptographic Engineering, 2014



COO OUTLINE OF THE PRESENTATION

I. Introduction

- II. 🦈 Conception of a fault injection bench
- III. To Validation of a fault model at assembly level
- **IV. >** Definition and verification of a software countermeasure
- - **VI.** Conclusion and perspectives





- Countermeasure against a **simplified model of attacker** (skip of an assembly instruction)
- Does not protect against the faults on the data flow



Can be **complemented** with

- a fault detection countermeasure
- that also protects data loads

Countermeasures against fault attacks on software implemented AES A. Barenghi, L. Breveglieri, I.Koren, G. Pelosi, F. Regazzoni – WESS 2010, New-York, USA



Geo FAULT DETECTION COUNTERMEASURE

Detection of single faults

Instruction skip, some replacements, fault on the data flow

Proposed for a restricted set of instructions

Arithmetic and logic, load-store ... but not branches, stack manipulation or flags use

• High overhead

In registers, code size and number of cycles





EXPERIMENTAL EVALUATION METHOD

Study of the impact of the countermeasures for :

- some isolated instructions
- some complex codes

Chosen isolated instructions :

Fault tolerance countermeasure

bl instruction

adr	r12, return_label
adr	r12, return_label
add	lr, r12, # <mark>1</mark>
add	lr, r12, # <mark>1</mark>
b	function
b	function

return_label



Fault detection countermeasure

> ldr instruction

ldr	r0, [pc, # <mark>40</mark>]
Idr	r1, [pc, # <mark>38</mark>]
cmp	r0, r1
bne	error





For both countermeasures :

• It is necessary to force a 32-bit encoding



For the tolerance countermeasure :

• On a subroutine call, **97% reduction** of the output faults

For the detection countermeasure :

• On a data load, 98% reduction of the output faults



Evaluated on a FreeRTOS-MPU implementation

Tolerance CM	Function that changes the privilege level
Detection CM	Function that initializes a task and sets its priority

For the tolérance countermeasure :

- → 26% reduction of the faults in the output register
- \rightarrow Effect that is probably more complex than an instruction skip

For the detection countermeasure :

→ 98% reduction of the faults in the output register





COMBINATION OF THE TWO COUNTERMEASURES

Both countermeasures are used to reinforce the same code (an AES addRoundKey function)

bl.w	addRoundKey	; branchement vers la fonction
bx	lr	; sortie de la fonction de chiffrement
addRoundKey		
ldrb.w	r2, [r0, # <mark>0</mark>]	; chargement du premier octet de texte
ldrb.w	r3 , [r1 , # <mark>0</mark>]	; chargement du premier octet de clé
eors.w	r2, r2, r3	; OU EXCLUSIF entre les deux octets
strb.w	r2, [r0, # <mark>0</mark>]	; stockage du résultat en mémoire

Detection CM: more efficient but cannot be applied everywhere
With proposed CM: protection of the other instructions

90% reduction for the faults, among the remaining ones no usable fault for a cryptanalysis



COO OUTLINE OF THE PRESENTATION

I. Introduction

- II. 🦈 Conception of a fault injection bench
- III. 🐲 Validation of a fault model at assembly level
- **IV. Notice and Section of a software countermeasure**
- V. Test and experimental evaluation of the countermeasure
- ➡ VI. Conclusion and perspectives





CONCLUSION

- An accurate fault model at assembly level
 - Corruption of the transfers from the Flash memory
 - Double-faults possible under certain conditions
 - High percentage of instruction skips
- A countermeasure tolerant to an instruction skip
 - Local redundancy at instruction-scale
 - Formally verified with model-checking tools
 - Automatically applicable to a generic code
 - Reinforces especially branches and stack





CONCLUSION

- An **experimental evaluation** of two countermeasures
 - With another fault detection countermeasure
 - Importance of the encoding of instructions
 - Combination of the two CM very efficient on an AES code
 - First tests with DPA-like side-channel analysis techniques
- → The proposed fault tolerance countermeasure is a good complement for the detection countermeasure for the subroutine calls and the instructions for which it does not apply





PERSPECTIVES

Improvement of the accuracy of fault models

- Towards a better understanding of instruction replacements
- Investigate the effects in the different levels of the pipeline
- Could enable to improve the definition of countermeasures

Test of those countermeasures with side-channel analysis

- Do they introduce vulnerabilities ?
- How to combine those countermeasures with countermeasures against side-channel analysis ?
- Automatic application of the countermeausres by the compiler
 - Generate reinforced code for some specified functions





DIFFUSION OF THE RESULTS OF THIS THESIS

4 articles in conferences with proceedings

- COSADE 2013
- FDTC 2013
- IEEE HOST 2014
- IFIP/IEEE VLSI-SoC 2014
- 1 article in a workshop without proceedings
 - PROOFS 2013



- 1 article in a peer-reviewed journal
 - Journal of Cryptographic Engineering 2014

3 communications in workshops without proceedings

- Crypto'Puces 2013
- Chip-To-Cloud Security Forum 2013
- TRUDEVICE Workshop 2014





Any questions ?

Download the presentation PDF file



Saint-Étienn



