


# Security of assembly programs against faults

## Target

Improve **security, availability** and **fault tolerance** of secure integrated circuits based on a microcontroller

## Innovation

Design a **fault tolerant** structure for an **assembly code** on a standard up-to-date microcontroller versus fault injections from a realistic **fault model**



## Two complementary approaches

### Fault model



### Fault tolerance

**EM injections** on  $\mu$ -controllers (ATmega128 and STM32)

Fault model made of **instruction skips** and data bus corruptions

→ Build a **realistic** set of attack possibilities so we can understand the fault model more clearly and give a list of possible **attack paths**



→ Propose a **fault-tolerant** code structure which could ensure a **correct execution** of the program even with possible instruction skips and bus corruptions

### Current results:

- inject some faults on the **bus transfers**
- skip some assembly **instructions**
- replace some **instructions** by others
- change some **register** values

### Current results:

- design a **duplication-based** countermeasure
- temporal redundancy in a **short time interval**
- could be easily adapted to **any compiled code**
- **formal proof** for the correctness with Vis



Work in collaboration with Amine Dehbaoui (ENSM.SE)

```

Standard code
ADD    R1, R1, #1
CMP    R1, #9
B      <label>

```

Work in collaboration with Karine Heydemann (LIP6)

```

Fault tolerant code
ADD    R3, R1, R1
ADD    R3, R1, R1
MOV    R1, R3
MOV    R1, R3
CMP    R1, #9
CMP    R1, #9
B      <label>
B      <label>

```

### Current issues

- **Fault model:** perform a more precise characterization of the instruction replacement faults
- **Fault tolerance:** experimentally test our fault tolerance approach to evaluate its interest

**Ph.D student:** Nicolas Moro  
**Joint advisor:** Bruno Robisson  
**Advisor:** Emmanuelle Encrenaz

*nicolas.moro@mines-stetienne.fr*  
*bruno.robisson@cea.fr*  
*emmanuelle.encrenaz@lip6.fr*